



(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 184 902 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
06.03.2002 Bulletin 2002/10

(51) Int Cl.7: H01L 21/762, H01L 21/763

(21) Application number: 01120911.1

(22) Date of filing: 30.08.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 31.08.2000 JP 2000263466

(71) Applicant: MATSUSHITA ELECTRIC INDUSTRIAL
CO., LTD.
Kadoma-shi, Osaka 571-8501 (JP)

(72) Inventors:
• Arita, Koji
Osaka-shi, Osaka 533-0032 (JP)
• Uemoto, Yasuhiro
Otsu-shi, Shiga 520-0837 (JP)


(74) Representative:
Grünecker, Kinkeldey, Stockmair &
Schwanhäußer Anwaltssozietät
Maximilianstrasse 58
80538 München (DE)

(54) Method for forming an isolation trench in a SOI substrate

(57) In a semiconductor layer (203) formed on a first insulating film (204) is formed an element isolation groove extending to the first insulating film. Thereafter,

a second insulating film (209) is deposited in the element isolation groove by using a vapor deposition method.

FIG. 12



Description

BACKGROUND OF THE INVENTION

[0001] The present invention relates to a method for manufacturing a semiconductor device in which trench isolation is provided in an SOI (Silicon On Insulator or Semiconductor On Insulator) substrate for element isolation.

[0002] A semiconductor device that has an SOI substrate formed from an insulating film and a semiconductor layer thereon and has an element such as transistor or resistance formed at the SOI substrate is known to be advantageous in that it is capable of implementing an increased operation speed or increased voltage resistance due to reduced parasitic capacitance, and capable of implementing increased reliability due to prevention of latch-up, and the like.

[0003] FIG. 14 shows a cross-sectional structure of a conventional semiconductor device, specifically, a semiconductor device having a MOS (Metal Oxide Semiconductor) transistor formed on the SOI substrate.

[0004] As shown in FIG. 14, a semiconductor substrate 1 is an SOI substrate in which a substrate base portion 2 and a substrate surface portion 3 are electrically isolated from each other by a first insulating film 4. The substrate base portion 2 and the substrate surface portion 3 are both formed from single crystal semiconductor silicon. The substrate surface portion 3 is covered with a silicon oxide film 5 in the region other than an element formation region. An element isolation groove (hereinafter, referred to as "trench") 6 is formed through the silicon oxide film 5 and the substrate surface portion 3 at the location corresponding to an element isolation region.

[0005] A second insulating film 7 of silicon oxide is formed at the wall surface of the trench 6. The trench 6 having the second insulating film 7 formed at its wall surface is filled with an embedded layer 8 of polycrystalline silicon. The surface of the embedded layer 8 is covered with a third insulating film 9 of silicon oxide. A trench element isolation structure 10 is thus formed from the second insulating film 7, the embedded layer 8 and the third insulating film 9.

[0006] A gate electrode 12 is formed on the region of the substrate surface portion 3 surrounded by the trench element isolation structure 10, i.e., on the element formation region, with a gate insulating film 11 interposed therebetween. A pair of impurity diffusion layers 13 serving as source and drain regions are formed on both sides of the gate electrode 12 in the substrate surface portion 3. A MOS transistor 14 is formed from the gate electrode 12, the impurity diffusion layers 13 and the like. Note that, in the conventional semiconductor device, another element such as bipolar element or resistive element may be formed in the element formation region, instead of or in addition to the MOS transistor 14.

[0007] FIGs. 15A and 15B are cross-sectional views

illustrating the steps of forming the trench element isolation structure in the conventional semiconductor device of FIG. 14.

[0008] First, as shown in FIG. 15A, the silicon oxide film 5 and the substrate surface portion 3 are etched using a mask pattern 15, thereby forming the trench 6 extending to the first insulating film 4. For example, this etching is conducted by a reactive ion etching method using a gas such as hydrogen bromide. The mask pattern 15 is formed from a resist film patterned by a normal photolithography technique or from a silicon nitride film or a silicon oxide film.

[0009] As shown in FIG. 15B, the substrate surface portion 3 is then thermally oxidized at the wall surface of the trench 6, thereby forming a second insulating film 7 of silicon oxide. Thereafter, the resist film or the silicon nitride film or silicon oxide film used as the mask pattern 15 for etching is removed.

[0010] In the aforementioned conventional method for manufacturing a semiconductor device, however, oxygen atoms are introduced into the interface between the first insulating film 4 and the substrate surface portion 3 as well as the interface between the substrate surface portion 3 and the silicon oxide film 5 during thermal oxidation for forming the second insulating film 7. As a result, a silicon oxide film is grown along each interface (see regions RA and RB in FIG. 15B). Oxidation of the single crystal semiconductor silicon of the substrate surface portion 3 causes volume expansion. Therefore, compressive stresses are generated in the portion of the substrate surface portion 3 surrounded by the trench 6, i.e., in the semiconductor layer of the element formation region, thereby producing crystal defects in the semiconductor layer. This problem becomes more remarkable when attempting dimensional reduction of the element, reduction in thickness of the single crystal silicon film serving as the substrate surface portion 3.

[0011] In order to solve the aforementioned problem, Japanese Patent Gazette No. 2589209B discloses a method for relieving the stresses causing generation of crystal defects. More specifically, after a trench is formed, a polycrystalline semiconductor film is deposited in the trench in a reduced-pressure vapor phase so as to round a trench corner. A thermal oxide film is formed thereafter. Thus, the stresses are relieved particularly in the lower corner (which corresponds to the region RA of FIG. 15B).

[0012] According to the method of the aforementioned Japanese Patent Gazette No. 2589209B, however, the curvature of each corner depends on the coating profile of the polycrystalline semiconductor film. Therefore, the degree of stress relief in the thermal oxidation step after deposition of the polycrystalline semiconductor film varies depending on the coating profile. This means that the aforementioned crystal defects may possibly be generated. Accordingly, the crystal defects are more likely to be generated depending on the degree of process variation, and this may become a critical

cause of the reduced yield of the element.

SUMMARY OF THE INVENTION

[0013] In view of the foregoing problems, it is an object of the present invention to completely preventing crystal defects from being generated in a semiconductor layer of an element formation region due to the stresses applied to, e.g., a trench corner upon forming a trench element isolation structure in an SOI substrate.

[0014] In order to achieve the aforementioned object, a method for manufacturing a semiconductor device according to the present invention includes the steps of: forming, in a semiconductor layer formed on a first insulating film, an element isolation groove extending to the first insulating film; and depositing a second insulating film in the element isolation groove by using a vapor deposition method.

[0015] According to the manufacturing method of the present invention, the element isolation groove extending to the first insulating film is formed in the semiconductor layer on the first insulating film, and the second insulating film is deposited in the element isolation groove by using a vapor deposition method. This enables the trench element isolation structure to be formed in the SOI substrate without forming a thermal oxide film at the wall surface of the element isolation groove. In other words, the thermal oxidation step is no longer required that causes an oxide film to be grown along the interface between the first insulating film and the semiconductor layer. As a result, crystal defects can be completely prevented from being generated in the semiconductor layer of the element isolation region due to the stresses applied to the trench corner or the like.

[0016] In the manufacturing method of the present invention, the step of depositing the second insulating film is preferably conducted so as to partially fill the element isolation groove, and the method preferably further includes, after the step of depositing the second insulating film, the step of forming an embedded layer so as to completely fill the element isolation groove.

[0017] In this case, forming the embedded layer from the same material as that of the semiconductor layer would eliminate the difference of a physical constant such as thermal expansion coefficient between the embedded layer and the semiconductor layer. Therefore, in various thermal processing steps in the semiconductor manufacturing process as well, stress generation can be suppressed as compared to the case where the element isolation groove is filled only with an insulating film, thereby enabling improvement in reliability of the element.

[0018] The manufacturing method of the present invention may further include, after the step of forming the embedded layer, the step of forming a third insulating film on the embedded layer. In this case, degradation in reliability of the element does not occur even when the embedded layer is electrically conductive.

[0019] Preferably, the manufacturing method of the present invention further includes, between the step of forming the element isolation groove and the step of depositing the second insulating film, the step of forming an oxide film by oxidizing the semiconductor layer at a wall surface of the element isolation groove, and the step of depositing the second insulating film preferably includes the step of depositing the second insulating film so as to cover the oxide film.

[0020] Thus, the trench element isolation structure can be implemented by the laminated structure of the oxide film formed at the wall surface of the element isolation groove by oxidation (specifically, thermal oxidation) and the second insulating film formed on the oxide film by a vapor deposition method. This enables significant reduction in thickness of the oxide film formed at the wall surface of the element isolation groove. As a result, in the thermal oxidation step of forming the oxide film, the thickness of the oxide film can be set so as to prevent crystal defects from being generated due to the stresses intensively applied to the trench corner or the like.

[0021] Preferably, the oxide film has a thickness of 50 nm or less.

[0022] This ensures that crystal defects are prevented from being generated in the thermal oxidation step of forming the oxide film.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023]

FIG. 1 is a cross-sectional view illustrating a step of a method for manufacturing a semiconductor device according to a first embodiment of the present invention;

FIG. 2 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the first embodiment of the present invention;

FIG. 3 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the first embodiment of the present invention;

FIG. 4 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the first embodiment of the present invention;

FIG. 5 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the first embodiment of the present invention;

FIG. 6 is a cross-sectional view illustrating a step of a method for manufacturing a semiconductor device according to a second embodiment of the present invention;

FIG. 7 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor de-

vice according to the second embodiment of the present invention;

FIG. 8 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the second embodiment of the present invention;

FIG. 9 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the second embodiment of the present invention;

FIG. 10 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the second embodiment of the present invention;

FIG. 11 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the second embodiment of the present invention;

FIG. 12 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the second embodiment of the present invention;

FIG. 13 is a cross-sectional view illustrating a step of the method for manufacturing a semiconductor device according to the second embodiment of the present invention;

FIG. 14 is a cross-sectional view of a conventional semiconductor device; and

FIGs. 15A and 15B are cross-sectional views illustrating the steps of a conventional method for manufacturing a semiconductor device.

DETAILED DESCRIPTION OF THE INVENTION

(First Embodiment)

[0024] Hereinafter, a method for manufacturing a semiconductor device according to the first embodiment of the present invention will be described with reference to the figures.

[0025] FIGs. 1 to 5 are cross-sectional views illustrating the steps of the method for manufacturing a semiconductor device according to the first embodiment.

[0026] First, as shown in FIG. 1, a semiconductor substrate 101 having an SOI structure is prepared. In the semiconductor substrate 101, a substrate base portion 102 and a substrate surface portion 103 are laminated each other with a first insulating film 104 of silicon oxide interposed therebetween. The substrate base portion 102 and the substrate surface portion 103 are both formed from single crystal semiconductor silicon. Thereafter, photoresist is applied to the whole surface of the substrate surface portion 103 of the semiconductor substrate 101 so as to form a resist film. By using a photolithography technique, the resist film thus formed is patterned into a resist pattern 105 having an opening on a prescribed region that will result in an element isolation region in a later step. The substrate surface portion 103

is then dry-etched using the resist pattern 105 as an etching mask, whereby an element isolation groove 106 extending to the first insulating film 104 of the semiconductor substrate 101 is formed through the substrate surface portion 103. Note that, in the step of dry-etching the substrate surface portion 103, the first insulating film 104 can be used as an etching stopper.

[0027] Thereafter, the resist pattern 105 is removed. As shown in FIG. 2, by using a vapor deposition method, a second insulating film 107 of silicon oxide is then deposited on the whole surface of the substrate surface portion 103 including the inside of the element isolation groove 106 so as to partially fill the element isolation groove 106. Thereafter, an embedded layer 108 of polycrystalline silicon is formed on the second insulating film 107 so as to completely fill the element isolation groove 106.

[0028] Then, the embedded layer 108 is etched back by anisotropic dry etching such as RIE (Reactive Ion Etching). Thus, as shown in FIG. 3, the embedded layer 108 located outside the element isolation groove 106 is removed, so that the embedded layer 108 remains only within the element isolation groove 106. Subsequently, the upper portion of the remaining embedded layer 108 is thermally oxidized in the furnace step, forming a third insulating film 109 of silicon oxide at the surface of the embedded layer 108. Note that, in the step of etching back the embedded layer 108, the second insulating film 107 can be used as an etching stopper.

[0029] Thereafter, photoresist is applied to the whole surface of the semiconductor substrate 101 so as to form a resist film (not shown). The resist film thus formed is patterned into a resist pattern (not shown) having an opening on an element formation region. The second insulating film 107 is then subjected to, e.g., wet etching using the resist pattern as an etching mask. Thus, the second insulating film 107 located on the element formation region is removed, as shown in FIG. 4. The resist pattern is then removed, thereby completing formation of a trench element isolation structure 110 including the second insulating film 107, the embedded layer 108 and the third insulating film 109.

[0030] Thereafter, a desired element is formed in the element formation region having the second insulating film 107 removed, that is, in the region of the substrate surface portion 103 surrounded by the trench element isolation structure 110. More specifically, in the first embodiment, a gate electrode 112 having a desired shape is formed on the substrate surface portion 103 of the semiconductor substrate 101 with a gate oxide film 111 interposed therebetween, as shown in FIG. 5. Thereafter, ions are implanted into the substrate surface portion 103 by using the second and third insulating films 107, 109 of the trench element isolation structure 110 and the gate electrode 112 as a mask. Thus, a pair of impurity diffusion layers 113 having a desired conductivity type are formed as source and drain regions on both sides of the gate electrode 112 in the substrate surface

portion **103**. As a result, a MOS transistor **114** is formed from the gate electrode **112**, the impurity diffusion layers **113** and the like.

[0031] As has been described above, according to the first embodiment, the element isolation groove **106** extending to the first insulating film **104** is formed in the substrate surface portion **103** (i.e., single crystal silicon layer) on the first insulating film **104**. The second insulating film **107** is then deposited in the element isolation groove **106** by using a vapor deposition method. Therefore, the trench element isolation structure **110** can be formed in the semiconductor substrate **101**, i.e., the SOI substrate, without forming a thermal oxide film at the wall surface of the element isolation groove **106**. In other words, the thermal oxidation step is no longer required which causes an oxide film to be grown along the interface of the first insulating film **104** and the substrate surface portion **103**. As a result, crystal defects can be completely prevented from being generated in the single crystal silicon layer of the element formation region due to the stresses applied to, e.g., the lower corner of the element isolation groove **106**. Accordingly, reliability of the element is significantly improved, resulting in significantly improved yield of the semiconductor device.

[0032] Moreover, according to the first embodiment, the second insulating film **107** is deposited so as to partially fill the element isolation groove **106**, and the embedded layer **108** is formed on the second insulating film **107** so as to completely fill the element isolation groove **106**. The embedded layer **108** is formed from the same material (silicon) as that of the substrate surface portion **103**. Therefore, stress generation due to the factors such as the difference of the thermal expansion coefficient between the embedded layer **108** and the substrate surface portion **103** can be suppressed, thereby enabling improvement in reliability of the element. Furthermore, the third insulating film **109** is formed at the surface of the embedded layer **108**. Therefore, degradation in reliability of the element does not occur even when the embedded layer **108** is electrically conductive.

[0033] Note that, in the first embodiment, the element isolation groove **106** is formed using the resist pattern **105** as an etching mask. However, the element isolation groove **106** may alternatively be formed using, e.g., a silicon oxide film, a silicon nitride film (see the second embodiment described below), or a laminated film of silicon oxide film and silicon nitride film as an etching mask.

[0034] Moreover, in the first embodiment, it is preferable to conduct the furnace step of annealing the second insulating film **107** (the annealing may be conducted either in the nitrogen atmosphere or oxygen atmosphere) after the second insulating film **107** is formed within the element isolation groove **106**. This can make the second insulating film **107** dense, thereby improving the electric insulation property of the second insulating film **107**.

[0035] Moreover, in the first embodiment, it is preferable to use a chemical vapor deposition method as a

method for depositing the second insulating film **107**. This enables a uniform coating structure of the second insulating film **107** to be provided inside the element isolation groove **106**.

5 **[0036]** Moreover, in the first embodiment, the embedded layer **108** is etched back so as to remain only within the element isolation groove **106**. Thereafter, the furnace step of thermally oxidizing the upper portion of the remaining embedded layer **108** is conducted. The second insulating film **107** located on the element formation region is then removed using the resist pattern as an etching mask. However, the first embodiment may alternatively be implemented as follows: the embedded layer **108** is etched back so as to remain only within the element isolation groove **106**. The second insulating film **107** located on the element formation region is then removed using the resist pattern as an etching mask. Thereafter, the resist pattern is removed, and the furnace step of thermally oxidizing the upper portion of the remaining embedded layer **108** is then conducted.

[0037] Although polycrystalline silicon is used as a material of the embedded layer **108** in the first embodiment, another material such as amorphous silicon may alternatively be used. It should be noted that the embedded layer **108** is preferably formed from the same material as that of the substrate surface portion **103**. This eliminates the difference of a physical constant such as thermal expansion coefficient between the embedded layer **108** and the substrate surface portion **103**. Therefore, in various thermal processing steps in the semiconductor manufacturing process as well, stress generation can be suppressed as compared to the case where the element isolation groove **106** is filled only with an insulating film, thereby enabling improvement in reliability of the element. Furthermore, end-point detection in the step of etching back the embedded layer **108** is also facilitated.

[0038] Moreover, in the first embodiment, the MOS transistor **114** is formed in the element formation region. **40** However, it should be understood that the present invention is not limited to this and another element such as bipolar element or resistive element may alternatively be formed therein.

45 (Second Embodiment)

[0039] Hereinafter, a method for manufacturing a semiconductor device according to the second embodiment of the present invention will be described with reference to the figures.

50 **[0040]** FIGs. 6 to 13 are cross-sectional views illustrating the steps of the method for manufacturing a semiconductor device according to the second embodiment.

[0041] First, as shown in FIG. 6, a semiconductor substrate **201** having an SOI structure is prepared. In the semiconductor substrate **201**, a substrate base portion **202** and a substrate surface portion **203** are laminated each other with a first insulating film **204** of silicon oxide

interposed therebetween. The substrate base portion **202** and the substrate surface portion **203** are both formed from single crystal semiconductor silicon.

[0042] Note that, in the second embodiment, a silicon oxide film **205** is formed in the region other than an element formation region in the substrate surface portion **203** by a LOCOS (Local Oxidation of Silicon) method. In other words, in the second embodiment, the LOCOS element isolation method and the trench element isolation method are combined, so that an appropriate element isolation method can be used according to the type of the element to be formed. For example, when a BiCMOS (Bipolar-CMOS (Complementary Metal Oxide Semiconductor)) integrated circuit is to be formed, the trench element isolation method is used for isolation of the bipolar element, whereas the LOCOS element isolation method is used for isolation of the MOS transistor.

[0043] Subsequently, as shown in FIG. 6, a silicon nitride film **206** is formed on the whole surface of the semiconductor substrate **201** by using a vapor deposition method. Photoresist is then applied to the whole surface of the semiconductor substrate **201** so as to form a resist film (not shown). By using a photolithography technique, the resist film thus formed is patterned into a resist pattern (not shown) having an opening on a prescribed region that will result in an element isolation region in a later step. The silicon nitride film **206** and the silicon oxide film **205** are then sequentially dry-etched for patterning using the resist pattern as an etching mask. The resist pattern is then removed. Thereafter, the substrate surface portion **203** is dry-etched using the patterned silicon nitride film **206** as an etching mask, whereby an element isolation groove **207** extending to the first insulating film **204** of the semiconductor substrate **201** is formed through the substrate surface portion **203**. Note that, in the step of dry-etching the substrate surface portion **203**, the first insulating film **204** can be used as an etching stopper.

[0044] As shown in FIG. 7, by using the furnace step, the substrate surface portion **203** is then thermally oxidized at the wall surface of the element isolation groove **207**, thereby forming an oxide film **208**, i.e., a silicon oxide film. The oxide film **208** functions as an electrically insulating film. In the second embodiment, this furnace step is conducted so that the oxide film **208** has a thickness of about 2 nm to about 50 nm. By using a vapor deposition method, a second insulating film **209** of silicon oxide is then deposited on the whole surface of the semiconductor substrate **201** including the inside of the element isolation groove **207** so as to cover the oxide film **208** and partially fill the element isolation groove **207**. Thereafter, an embedded layer **210** of polycrystalline silicon is formed on the second insulating film **209** so as to completely fill the element isolation groove **207**.

[0045] As shown in FIG. 8, the embedded layer **210** is then etched back by anisotropic dry etching such as RIE. Thus, the embedded layer **210** located outside the element isolation groove **207** is removed, so that the

embedded layer **210** remains only within the element isolation groove **207**. Note that, in the step of etching back the embedded layer **210**, the second insulating film **209** can be used as an etching stopper.

[0046] Thereafter, as shown in FIG. 9, the second insulating film **209** contacting with the silicon nitride film **206** is removed by, e.g., wet etching. Subsequently, the silicon nitride film **206** is removed by, e.g., wet etching.

[0047] As shown in FIG. 10, a third insulating film **211** is then deposited on the whole surface of the semiconductor substrate **201** by using a vapor deposition method. Photoresist is then applied to the whole surface of the third insulating film **211** so as to form a resist film (not shown). The resist film thus formed is patterned into a resist pattern (not shown) having an opening on the element formation region. The third insulating film **211** is then subjected to, e.g., wet etching using the resist pattern as an etching mask. Thus, the third insulating film **211** located on the element formation region is removed, as shown in FIG. 11. The resist pattern is then removed, thereby completing formation of a trench element isolation structure **212** including the oxide film **208**, the second insulating film **209**, the embedded layer **210** and the third insulating film **211**.

[0048] Thereafter, a desired element is formed in the element formation region having the third insulating film **211** removed, that is, in the region of the substrate surface portion **203** surrounded by the trench element isolation structure **212**. More specifically, in the second embodiment,

a gate electrode **214** having a desired shape is formed on the substrate surface portion **203** of the semiconductor substrate **201** with a gate oxide film **213** interposed therebetween, as shown in FIG. 12. Thereafter, ions are implanted into the substrate surface portion **203** by using the silicon oxide film **205**, the third insulating film **211** of the trench element isolation structure **212** and the gate electrode **214** as a mask. Thus, a pair of impurity diffusion layers **215** having a desired conductivity type are formed as source and drain regions on both sides of the gate electrode **214** in the substrate surface portion **203**. As a result, a MOS transistor **216** is formed from the gate electrode **214**, the impurity diffusion layers **215** and the like.

[0049] As has been described above, according to the second embodiment, the trench element isolation structure **212** can be implemented by the laminated structure of the oxide film **208** formed at the wall surface of the element isolation groove **207** by thermal oxidation and the second insulating film **209** formed on the oxide film **208** by a vapor deposition method. This enables significant reduction in thickness of the oxide film **208** formed at the wall surface of the element isolation groove **207**.

As a result, in the thermal oxidation step of forming the oxide film **208**, the thickness of the oxide film **208** can be set so as to prevent crystal defects from being generated in the substrate surface portion **203** (i.e., single crystal silicon layer) of the element formation region due to the stresses intensively applied to, e.g., the lower cor-

ner of the element isolation groove 207. Accordingly, reliability of the element is significantly improved, resulting in significantly improved yield of the semiconductor device.

[0050] Moreover, according to the second embodiment, the second insulating film 209 is deposited so as to partially fill the element isolation groove 207, and the embedded layer 210 is formed on the second insulating film 209 so as to completely fill the element isolation groove 207. The embedded layer 210 is formed from the same material (silicon) as that of the substrate surface portion 203. Therefore, stress generation due to the factors such as the difference of the thermal expansion coefficient between the embedded layer 210 and the substrate surface portion 203 can be suppressed, thereby enabling improvement in reliability of the element. Furthermore, the third insulating film 211 is formed on the embedded layer 210. Therefore, degradation in reliability of the element does not occur even when the embedded layer 210 is electrically conductive.

[0051] Note that, in the second embodiment, the oxide film 208 preferably has a thickness of 50 nm or less. This ensures that crystal defects are prevented from being generated in the thermal oxidation step of forming the oxide film 208.

[0052] Moreover, in the second embodiment, the element isolation groove 207 is formed using the silicon nitride film 206 as an etching mask. However, the element isolation groove 207 may alternatively be formed using, e.g., a silicon oxide film or a laminated film of silicon oxide film and silicon nitride film as an etching mask. Alternatively, like the first embodiment, the element isolation groove 207 may be formed using a resist pattern as an etching mask.

[0053] Moreover, in the second embodiment, it is preferable to conduct the furnace step of annealing the second insulating film 209 (the annealing may be conducted either in the nitrogen atmosphere or oxygen atmosphere) after the second insulating film 209 is formed within the element isolation groove 207. This can make the second insulating film 209 dense, thereby improving the electric insulation property of the second insulating film 209.

[0054] Moreover, in the second embodiment, it is preferable to use a chemical vapor deposition method as a method for depositing the second insulating film 209. This enables a uniform coating structure of the second insulating film 209 to be provided inside the element isolation groove 207.

[0055] Moreover, in the second embodiment, the second insulating film 209 is formed on the semiconductor substrate 201 including the inside of the element isolation groove 207, and the embedded layer 210 is then formed on the second insulating film 209 so as to completely fill the element isolation groove 207. The embedded layer 210 is then etched back so as to remain only within the element isolation groove 207. Thereafter, the second insulating film 209 contacting with the silicon ni-

tride film 206, and the silicon nitride film 206 are sequentially removed. However, the second embodiment may alternatively be implemented as follows: the silicon nitride film 206 is removed after formation of the element

5 isolation groove 207. Thereafter, the second insulating film 209 is formed on the semiconductor substrate 201 including the inside of the element isolation groove 207, and the embedded layer 210 is then formed on the second insulating film 209 so as to completely fill the element isolation groove 207. The embedded layer 210 is then etched back so as to remain only within the element isolation groove 207. Thereafter, the second insulating film 209 located outside the element isolation groove 207 is removed. The second insulating film 209 located 10 outside the element isolation groove 207 may be removed by wet etching or dry etching immediately after the embedded layer 210 is etched back. Alternatively, after the embedded layer 210 is etched back, the third insulating film 211 may be formed on the semiconductor 15 substrate 201 so that the second insulating film 209 located on the element formation region is removed simultaneously with the third insulating film 211 located on the element formation region.

[0056] Moreover, in the second embodiment, there 20 may be the case where a pair of element isolation grooves 207 are located adjacent to each other in the region other than the element formation region (i.e., in the region of the substrate surface portion 203 covered with the silicon oxide film 205), as shown in FIG. 13. In 25 such a case, in the step of removing the third insulating film 211 located on the element formation region, the third insulating film 211 may be patterned so as to continuously cover the pair of element isolation grooves 207.

[0057] Although polycrystalline silicon is used as a 30 material of the embedded layer 210 in the second embodiment, another material such as amorphous silicon may alternatively be used. It should be noted that the embedded layer 210 is preferably formed from the same 35 material as that of the substrate surface portion 203. This eliminates the difference of a physical constant such as thermal expansion coefficient between the embedded layer 210 and the substrate surface portion 203. Therefore, in various thermal processing steps in the 40 semiconductor manufacturing process as well, stress generation can be suppressed as compared to the case where the element isolation groove 207 is filled only with an insulating film, thereby enabling improvement in reliability of the element. Furthermore, end-point detection 45 in the step of etching back the embedded layer 210 is also facilitated.

[0058] Moreover, in the second embodiment, the 50 MOS transistor 216 is formed in the element formation region. However, it should be understood that the present invention is not limited to this and another element such as bipolar element or resistive element may alternatively be formed therein.

Claims

1. A method for manufacturing a semiconductor device, comprising the steps of:

5

forming, in a semiconductor layer formed on a first insulating film, an element isolation groove extending to the first insulating film; and depositing a second insulating film in the element isolation groove by using a vapor deposition method.

10

2. The method according to claim 1, wherein the step of depositing the second insulating film is conducted so as to partially fill the element isolation groove, the method further comprising, after the step of depositing the second insulating film, the step of forming an embedded layer so as to completely fill the element isolation groove.

15

3. The method according to claim 2, further comprising, after the step of forming the embedded layer, the step of forming a third insulating film on the embedded layer.

20

4. The method according to claim 1, further comprising, between the step of forming the element isolation groove and the step of depositing the second insulating film, the step of forming an oxide film by oxidizing the semiconductor layer at a wall surface of the element isolation groove, wherein the step of depositing the second insulating film includes the step of depositing the second insulating film so as to cover the oxide film.

25

5. The method according to claim 4, wherein the oxide film has a thickness of 50 nm or less.

30

35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14
Prior Art




FIG. 15A
Prior Art





FIG. 15B
Prior Art





DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
X	US 5 504 033 A (BAJOR GEORGE ET AL) 2 April 1996 (1996-04-02) * column 1, line 11 – line 14 * * column 1, line 35 – line 46 * * column 3, line 21 – column 4, line 39; figures 3C-4 * * column 4, line 55 – column 5, line 2 * * column 5, line 6 – line 23; figures 5A-5E * * column 6, line 27 – line 45; figures 5F,5G * * column 6, line 24 – line 25 * * column 6, line 47 – line 54 * ---	1-5	H01L21/762 H01L21/763
X	US 5 581 110 A (YINDEEPOL WIPAWAN ET AL) 3 December 1996 (1996-12-03) * column 1, line 10 – line 23 * * column 1, line 38 – line 45 * * column 2, line 4 – line 22 * * column 3, line 64 – column 5, line 40; figures 3-9 * * column 6, line 6 – line 32; figures 11,12 * * column 7, line 18 – line 45 * ---	1-5	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
X	US 5 811 315 A (DESGRANGES JOSEPH ANTHONY ET AL) 22 September 1998 (1998-09-22) * column 1, line 8 – line 15 * * column 1, line 64 – column 2, line 50 * * column 4, line 17 – line 57; figures 2C-2H * * column 5, line 8 – line 22; figure 2L * * column 5, line 45 – line 50; figure 20 * * column 6, line 29 – line 61; figures 5A-5F * * column 7, line 1 – line 9; figures 6A-6E * ---	1-4	H01L
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
BERLIN	21 November 2001	Klopfenstein, P	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			



DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 872 044 A (HEMMENWAY DONALD FRANK ET AL) 16 February 1999 (1999-02-16) * column 1, line 6 – line 35 * * column 1, line 52 – column 2, line 19 * * column 3, line 23 – line 38 * * column 3, line 45 – line 53 * * column 4, line 8 – line 38; figure 1 * * column 5, line 1 – line 50; figures 5-9 * * column 6, line 9 – line 16 * _____ EP 1 026 734 A (INFINEON TECHNOLOGIES AG ;IBM (US)) 9 August 2000 (2000-08-09) * column 1, line 6 – line 40 * * column 3, line 31 – line 50 * * column 3, line 51 – column 4, line 14 * * column 5, line 27 – column 6, line 26; figures 1-4 * * column 6, line 27 – column 7, line 19; figures 5,6 * * column 7, line 27 – line 31 * * column 7, line 47 – line 58 *	1,2,4,5 1-5	
A			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search		Examiner
BERLIN	21 November 2001		Klopfenstein, P
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 12 0911

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

21-11-2001

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 5504033	A	02-04-1996	US WO	5382541 A 9405037 A1	17-01-1995 03-03-1994	
US 5581110	A	03-12-1996	WO US	9602070 A2 5911109 A	25-01-1996 08-06-1999	
US 5811315	A	22-09-1998		NONE		
US 5872044	A	16-02-1999		NONE		
EP 1026734	A	09-08-2000	US EP JP	6140208 A 1026734 A2 2000228442 A	31-10-2000 09-08-2000 15-08-2000	